



Welcome United States Patent and Trademark Office

☐ Search Results
[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((compar\* and (netlist or net-list or (net list)) and hierarch\*)&lt;in&gt;metadata)"

e-mail

Your search matched 19 of 1263585 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

(((compar\* and (netlist or net-list or (net list)) and hierarch\*)&lt;in&gt;metadata)

☐ Check to search only within this results setDisplay  
Format:☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

## Select Article Information

- ☐ 1. **Circuit comparison by hierarchical pattern matching**  
Pelz, G.; Roettcher, U.;  
Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers  
IEEE International Conference on  
11-14 Nov. 1991 Page(s):290 - 293  
Digital Object Identifier 10.1109/ICCAD.1991.185256  
[AbstractPlus](#) | Full Text: [PDF](#)(364 KB) IEEE CNF
- ☐ 2. **Pattern matching and refinement hybrid approach to circuit comparison**  
Pelz, G.; Roettcher, U.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
Volume 13, Issue 2, Feb. 1994 Page(s):264 - 276  
Digital Object Identifier 10.1109/43.259949  
[AbstractPlus](#) | Full Text: [PDF](#)(1140 KB) IEEE JNL
- ☐ 3. **Building the hierarchy from a flat netlist for a fast and accurate layout simulation with parasitic components**  
Daglio, P.; Iezzi, D.; Rimondi, D.; Roma, C.; Santapa, S.;  
Design, Automation and Test in Europe Conference and Exhibition  
Proceedings  
Volume 3, 16-20 Feb. 2004 Page(s):336 - 337 Vol.3  
Digital Object Identifier 10.1109/DATE.2004.1269268  
[AbstractPlus](#) | Full Text: [PDF](#)(316 KB) IEEE CNF
- ☐ 4. **Hierarchical LVS based on hierarchy rebuilding**  
Wonjong Kim; Hyunchul Shin;  
Design Automation Conference 1998. Proceedings of the ASP-DAC  
and South Pacific  
10-13 Feb. 1998 Page(s):379 - 384  
Digital Object Identifier 10.1109/ASPDAC.1998.669504  
[AbstractPlus](#) | Full Text: [PDF](#)(492 KB) IEEE CNF
- ☐ 5. **HCNC: High Capacity Netlist Compare**  
Razdan, R.;  
Custom Integrated Circuits Conference, 1993., Proceedings of the

9-12 May 1993 Page(s):17.6.1 - 17.6.5  
 Digital Object Identifier 10.1109/CICC.1993.590742  
[AbstractPlus](#) | Full Text: [PDF](#)(404 KB) IEEE CNF

- ☐ **6. Hcompare: a hierarchical netlist comparison program**  
 Batra, P.; Cooke, D.;  
 Design Automation Conference, 1992. Proceedings., 29th ACM/II  
 8-12 June 1992 Page(s):299 - 304  
 Digital Object Identifier 10.1109/DAC.1992.227789  
[AbstractPlus](#) | Full Text: [PDF](#)(304 KB) IEEE CNF
  
- ☐ **7. FROSTY: a fast hierarchy extractor for industrial CMOS circu**  
 Lei Yang; Shi, C.-J.R.;  
 Computer Aided Design, 2003. ICCAD-2003. International Confer  
 9-13 Nov. 2003 Page(s):741 - 746  
 Digital Object Identifier 10.1109/ICCAD.2003.1257891  
[AbstractPlus](#) | Full Text: [PDF](#)(456 KB) IEEE CNF
  
- ☐ **8. An interactive layout design system with real-time logical ver**  
**extraction of layout parasitics**  
 Rugen, I.; Schrock-Pauli, C.; Gerbershagen, M.;  
 Solid-State Circuits, IEEE Journal of  
 Volume 23, Issue 3, June 1988 Page(s):698 - 704  
 Digital Object Identifier 10.1109/4.308  
[AbstractPlus](#) | Full Text: [PDF](#)(636 KB) IEEE JNL
  
- ☐ **9. Doubly folded transistor matrix layout**  
 van Genneken, L.P.P.P.; van Eijndhoven, J.T.J.; Brouwers, J.A.H  
 Computer-Aided Design, 1988. ICCAD-88. Digest of Technical P  
 International Conference on  
 7-10 Nov. 1988 Page(s):134 - 137  
 Digital Object Identifier 10.1109/ICCAD.1988.122479  
[AbstractPlus](#) | Full Text: [PDF](#)(368 KB) IEEE CNF
  
- ☐ **10. Force-directed performance-driven placement algorithm for**  
 Hao Li; Wai-Kei Mak; Katkoori, S.;  
 VLSI, 2004. Proceedings. IEEE Computer society Annual Sympc  
 19-20 Feb. 2004 Page(s):193 - 198  
[AbstractPlus](#) | Full Text: [PDF](#)(3658 KB) IEEE CNF
  
- ☐ **11. A timing verifier and timing profiler for asynchronous circuit**  
 Karlsen, P.A.; Roine, P.T.;  
 Advanced Research in Asynchronous Circuits and Systems, 199  
 Proceedings., Fifth International Symposium on  
 19-21 April 1999 Page(s):13 - 23  
 Digital Object Identifier 10.1109/ASYNC.1999.761519  
[AbstractPlus](#) | Full Text: [PDF](#)(116 KB) IEEE CNF
  
- ☐ **12. Activity-sensitive architectural power analysis**  
 Landman, P.E.; Rabaey, J.M.;  
 Computer-Aided Design of Integrated Circuits and Systems, IEEE  
 on  
 Volume 15, Issue 6, June 1996 Page(s):571 - 587  
 Digital Object Identifier 10.1109/43.503928  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1839 KB) IEEE JNL
  
- ☐ **13. Use of statecharts-related description to achieve testable de**  
**control subsystems**

Fummi, F.; Sami, M.G.; Tartarini, F.;  
VLSI, 1997. Proceedings. Seventh Great Lakes Symposium on  
13-15 March 1997 Page(s):118 - 123  
Digital Object Identifier 10.1109/GLSV.1997.580513  
[AbstractPlus](#) | Full Text: [PDF\(576 KB\)](#) IEEE CNF

- ☐ **14. A flexible hierarchical 3-D module assembler**  
Dutta, R.; Marks, M.; Morrissey, C.; Rao, R.; Sapiro, L.;  
Design Automation Conference, 1990. EDAC. Proceedings of the  
12-15 March 1990 Page(s):124 - 128  
Digital Object Identifier 10.1109/EDAC.1990.136632  
[AbstractPlus](#) | Full Text: [PDF\(392 KB\)](#) IEEE CNF
  
- ☐ **15. Generalised approach to automatic custom layout of analog**  
Chen, D.J.; Sheu, B.J.;  
Circuits, Devices and Systems, IEE Proceedings G  
Volume 139, Issue 4, Aug. 1992 Page(s):481 - 490  
[AbstractPlus](#) | Full Text: [PDF\(804 KB\)](#) IEE JNL
  
- ☐ **16. A concurrent substrate coupling noise modeling technique for**  
**signal physical design**  
Tingyang Liu; Carothers, J.D.; Holman, W.T.;  
Mixed-Signal Design, 1999. SSMSD '99. 1999 Southwest Sympo  
11-13 April 1999 Page(s):21 - 26  
Digital Object Identifier 10.1109/SSMSD.1999.768584  
[AbstractPlus](#) | Full Text: [PDF\(448 KB\)](#) IEEE CNF
  
- ☐ **17. OASIS: a silicon compiler for semi-custom design**  
Kedem, G.; Brglez, F.; Kozminski, K.;  
Rapid System Prototyping, 1990. 'Shortening the Path from Spec  
Prototype', First International Workshop on  
4-7 June 1990 Page(s):75  
Digital Object Identifier 10.1109/IWRSP.1990.144036  
[AbstractPlus](#) | Full Text: [PDF\(40 KB\)](#) IEEE CNF
  
- ☐ **18. Net-based force-directed macrocell placement for wirelength**  
Alupoaei, S.; Katkoori, S.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions  
Volume 10, Issue 6, Dec. 2002 Page(s):824 - 835  
Digital Object Identifier 10.1109/TVLSI.2002.808453  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(610 KB\)](#) IEEE JNL
  
- 19. Multi-Level Symmetry Constraint Generation for Retargeting**  
**Analog Layouts**  
Bhattacharya Sambuddha ; Jangkrajarn Nuttorn ;  
IEEE Transactions on Computer-Aided Design of Integrated Circ  
Systems : Accepted for future publication  
Volume PP, Issue 99, 2005 Page(s):1 - 1  
Digital Object Identifier 10.1109/TCAD.2005.855982  
[AbstractPlus](#) | Full Text: [PDF\(1312 KB\)](#) IEEE JNL



Help Contact  
Sect

Indexed by  
**Inspec**

© Copyright 2005 IE